• English
  • 한국어
  • English English English en
  • 한국어 한국어 Korean ko
인큐솔루션
  • Company
    • CEO’s Greeting
    • Company overview
    • Contact us
  • Products
    • EDA/IPs
      • AMIQ
      • AnaGlobe
      • ARM
      • PowerBaum
      • Breker
      • Cast
      • Coseda
      • Magwel
      • Onespin
      • Plunify
      • Scientific Analog
      • TSSI
    • Design Consulting
  • News
    • News
    • FAQ
  • Contact us
  • Menu
home

Products

  • EDA/IPs
  • Design Consulting

AnaGlobe

  • AMIQ
  • ARM
  • PowerBaum
  • Breker
  • Cast
  • Coseda
  • Magwel
  • Onespin
  • Plunify
  • Scientific Analog
  • TSSI

AnaGlobe

AnaGlobe move

AnaGlobe GOLF & THUNDER

GOLF -Versatile Layout Platform from Pcell, Components to Panel-Scale Integration

Overview

GOLF is a production-proven OpenAccessbased layout platform adopted by world-class companies of fabless design, layout and design service, semiconductor foundries and flat panel display manufacturers. GOLF features powerful layout viewing and editing functions, intuitive GUI, flexible customization and more extension, with both simplicity in GUI and flexibility in design flows.

Its API with C++/TCL/PERL/PYTHON interface (and more on demand) helps users developing a variety of applications. GOLF capabilities facilitate great customization for different applications, such as custom layout functions, analog layout automation (schematic or constraint-driven layout, etc), testchip structure layout automation (from PCell designer to IP block/component and to chip-level layout) or panel-level layout integration and automation.

Overview

THUNDER

  • Wafer-Level Chip-Scale Layout Integration Platform

Overview

Today’s semiconductor industry faces the dynamic nature in either SOC or SIP path-finding and diversity of applications in IoT, automotive, mobile, high performance computing and even heterogeneous components integration. For example, a top-level layout assembly task normally manages hundreds of sub-blocks in either a SOC GPU chip, or an advanced-node testchip design, or a multi-chip SIP project; while each sub-block owner may have many design re-spins. High performance layout integration platform is highly desired to embrace the common challenges in chip-scale, wafer/panel-level layout integration of complicated design intents, post ECO & dummy engineering, revisions and huge data size and/or with multiple database formats.  

THUNDERTM is a versatile layout integration platform to support heavy layout handling efforts from post P&R, IP merge automation & management, physical ECO verification (XOR LVL, connectivity, etc), DRC/LVS debugging interface, and even (in-line inspection) defect-to-layout mapping , failure analysis and chip-package integration (interposer vs. InFO RDL-routing, pins connectivity, etc). ThunderDB is its proprietary database, and is efficient to handle huge layout data with extreme performance of up to 600+GB GDS equivalent per minute. Users can then perform big data analysis for further processing (e.g. 3D-view, cross-section, density mapping, wafer map), machine-learning based optimization, and manipulating data from GDS, OASIS, LEF/DEF, MEBES, OpenAccess and 3rd party tools output.

CEO : Min-Hee Son|Tel : 070-4047-4060|
Fax : 070-8610-7948
Location : 2F, 11-3, Cheongnyongmaeul 4-gil, Seocho-gu, Seoul 06802, Korea|
Company Registration Number : 215-87-33915

Copyright © - Incusolution Co., Ltd. All Rights Reserved.
Scroll to top